Events
Calendar of Events
|
Monday
|
Tuesday
|
Wednesday
|
Thursday
|
Friday
|
Saturday
|
Sunday
|
|---|---|---|---|---|---|---|
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
1 event,
-
[]Microelectronics serve as the structural backbone for both global economic competitiveness and as our national defense strategy and forms the technical foundation for a wide array of applications. These include high-performance computing, artificial intelligence, autonomous systems, communications networks, and integrated sensing ecosystems. Next-generation microelectronic technologies are shifting away from traditional 2D silicon scaling by embracing 3D Heterogeneous Integration (3DHI), which vertically stacks and interconnects diverse materials. This leap enables unprecedented processing power, miniaturization, and energy efficiency crucial for advanced computing, sensing and communication systems. This talk will focus on this grand vision as well as recent advances in the next-generation microelectronics and manufacturing for sensing and communication systems. It will highlight challenges and opportunities for innovations to address traditional physical scaling limits. Speaker(s): Hasan Sharifi, Bldg: WALC 2127, Purdue University, West Lafayette, Indiana, United States, Virtual: https://events.vtools.ieee.org/m/564441 |
1 event,
-
IEEE SCV-OEB SSIT Chapter Meeting From Hangar Deck to AI Lab: How the USS Hornet Built Its Own Private LLM Join us for a Member Technical Meeting on how the USS Hornet Sea, Air & Space Museum built a private large language model using Google’s NotebookLM and 165 curated content sources. Speakers Mark Rowell, CIO of the USS Hornet Sea, Air & Space Museum, and Chuck Myers, Docent and Board Member, will discuss the project’s design, content curation, testing, real-world use cases, and implications for museums, education, and historical preservation. The program will include live demos, a deep dive into Apollo 11 and 12 mission content, and fresh material being loaded in real time. IEEE members and guests are welcome at 6PM Tuesday night at both the USS Hornet Museum in Alameda and Plug and Play Tech Center in Sunnyvale. Speaker(s): Mark Rowell, Chuck Myers Agenda: AGENDA • The full ideation and design story — why a private LLM, why NotebookLM, and what alternatives were considered • How 165 content sources were selected, loaded, and curated — and what that process actually looks like in practice • Testing and validation: how the team stress-tested the model and refined its responses • Real use cases: how docents, educators, and visitors are already using the system • Apollo 11 and Apollo 12 content deep dive — inside historical detail you won't find in a Google search • Live: new space program content being loaded into the model during the session • Open Q&A and discussion — bring your questions Bldg: Pier 3, USS Hornet Sea, Air & Space Museum, Alameda, California, United States, Virtual: https://events.vtools.ieee.org/m/555292 |
1 event,
-
As artificial intelligence transitions from experimental deployments to mission-critical production infrastructure, organizations face a fundamental shift from model-centric optimization to system-centric engineering. While advances in model architectures and accelerator technologies have driven recent AI breakthroughs, long-term performance, reliability, and sustainability increasingly depend on the interaction between compute, memory, networking, software runtimes, operations, and governance. This talk presents an industry roadmap for building scalable AI systems that move beyond isolated model optimization toward adaptive, software-defined AI platforms. The roadmap explores five interconnected layers—compute, memory and data, interconnect, runtime and operating systems, and operations and governance—and demonstrates how these layers collectively influence throughput, latency, cost, energy efficiency, reliability, and compliance. The discussion introduces workload-aware architectures for inference, retrieval-augmented generation (RAG), agentic workflows, multimodal applications, and edge AI, highlighting the growing importance of memory hierarchies, topology-aware scheduling, adaptive control loops, and cluster-scale orchestration. A practical AI systems maturity model is proposed to help organizations assess current capabilities and prioritize investments, progressing from ad hoc experimentation to autonomous, policy-governed AI fabrics. The presentation concludes with a pragmatic execution framework and industry best practices for achieving predictable service levels, operational resilience, and sustainable AI economics. The central thesis is that future AI leadership will be determined not by model performance alone, but by the ability to design, operate, and govern AI as an integrated systems platform Co-sponsored by: Vishnu S. Pendyala, San Jose State University Speaker(s): Sujit Reddy Thumma Virtual: https://events.vtools.ieee.org/m/563401 |
1 event,
-
[] Co-Sponsored by the Photonics Chapter As silicon photonics and co-packaged optics (CPO) technologies continue to scale for AI, cloud, and high-bandwidth networking applications, reliability qualification methodologies are becoming increasingly critical. While much of the industry focus has been on performance and integration density, standardized approaches for qualification, reliability assessment and long-term service life prediction remain an important industry challenge. This webinar will present the motivation, structure, and key technical considerations behind the emerging JEDEC work that Cisco has led on Silicon Photonics Qualification and Reliability Requirements. The session will discuss reliability expectations and qualification strategies for silicon photonics devices, chiplets, integrated optical assemblies, and heterogeneous integration approaches used in AI and datacenter applications. The webinar is intended for engineers and technologists working in silicon photonics, advanced packaging, NPO, CPO, datacenter infrastructure, reliability engineering, semiconductor manufacturing, and optical module development. Speaker(s): Farnood Rezaie, Virtual: https://events.vtools.ieee.org/m/560599 |
0 events,
|
1 event,
-
Paving the AI Superhighway: Where Power Meets Intelligence As part of our 2026 year-round symposium series themed “AI Super-Highway”, this symposium will focus on advanced power technologies for AI era and will be held at Intel SC-12 Auditorium: 3600 Juliette Ln, Santa Clara, CA, 95054, on Saturday, July 18th, 2026, 1:00 PM to 5:00 PM This summer symposium concentrates on the critical power and energy infrastructure that underpins the continued evolution and scaling of artificial intelligence. Particularly, it will explore how the rapid expansion of AI is reshaping the global power landscape. The symposium aims to bring together leading pioneers from industry and academia to discuss key challenges, recent innovations, and future opportunities at the intersection of AI and the power sector. STAY TUNED.. more information to be announced. Room: SC-12 Auditorium, Bldg: Intel , 3600 Juliette Lane, Santa Clara, California, United States |
0 events,
|
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|
0 events,
|